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Abstract
We present an R&D activity focused on the development of novel modules for the upgrade of the ATLAS pixel system at the High
Luminosity LHC (HL-LHC). The modules consist of n-in-p pixel sensors, 100 or 200 µm thick, produced at VTT (Finland) with
an active edge technology, which considerably reduces the dead area at the periphery of the device. The sensors are interconnected
with solder bump-bonding to the ATLAS FE-I3 and FE-I4 read-out chips, and characterized with radioactive sources and beam tests
at the CERN-SPS and DESY. The results of these measurements will be discussed for devices before and after irradiation up to a
fluence of 5 × 1015 neq/cm2. We will also report on the R&D activity to obtain Inter Chip Vias (ICVs) on the ATLAS read-out chip
in collaboration with the Fraunhofer Institute EMFT. This step is meant to prove the feasibility of the signal transport to the newly
created readout pads on the backside of the chips allowing for four side buttable devices without the presently used cantilever for
wire bonding. The read-out chips with ICVs will be interconnected to thin pixel sensors, 75 µm and 150 µm thick, with the Solid
Liquid Interdiffusion (SLID) technology, which is an alternative to the standard solder bump-bonding.
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1. Introduction
The ATLAS pixel system will undergo around the years
2022-2023 a complete replacement to cope with the higher de-
tector occupancy and radiation doses foreseen in the High Lu-
minosity phase of the LHC (HL-LHC) [1]. The possibility of
employing thin pixel detectors is very attractive for the inner
layers of the upgraded ATLAS pixel system, given the reduced
material usage that helps minimizing the multiple scattering ex-
perienced by charged particles. Other advantages offered by
thin pixels are the good charge collection efficiency after irradi-
ation, thanks to the higher electric field that can be established
in the silicon bulk with respect to thicker devices, and the pos-
sibility of reducing the number of clusters with more than two
hit pixels, that are detrimental for the position resolution and
the detector occupancy. This is particularly important for the
inner layers, where more particles traverse the pixel modules
at high pseudo-rapidity (η). For example, at the maximum η
value of 2.5 covered by the ATLAS Insertable B-Layer [2], 250
µm thick sensors, with 250 µm pitch along the beam direction,
yield a mean cluster size of 7.1, while 150 µm thick sensors a
mean cluster size of 4.6, as reported in [3].
The performance of 75 and 150 µm thin n-in-p pixel sensors
produced at the Semiconductor Laboratory of the Max-Planck
Society are discussed in [4]. In particular, it has been shown,
that a charge collection efficiency (CCE) of (90±9)% was ob-
tained at a bias voltage of 750 V after irradiation at a fluence
of 1016 neq/cm2 for the 75 µm thin sensors interconnected to
FE-I3 chips [5]. In addition, it has also been reported in [4]
that the 150 µm thin sensors, interconnected to FE-I4 chips [6],
after being irradiated at a fluence of 4 × 1015 neq/cm2, yield hit
efficiencies of (96.5±0.3)% at 400V and (96.9±0.3)% at 500V,
for perpendicular beam incidence.
2. Active edge pixels
An additional requirement to instrument the inner pixel lay-
ers is the reduction of the module inactive area due to space
constraints that do not allow for overlapping the sensors along
the beam direction. Different approaches have been followed to
achieve this goal for planar pixel detectors, as documented in
[7]. We report here on the results obtained with Deep Reactive
Ion Etching (DRIE), to achieve trenches around the sensors,
which allow for a doping of the sensor sides. This technology
has been used for a multi project production of active edge n-
in-p pixel sensors at VTT on 6” wafers. These devices were
bump-bonded at VTT to FE-I3 and FE-I4 chips, and the results
of the first electrical characterization have been reported in [4].
The bulk material, where not explicitely otherwise indicated,
is Float Zone (FZ) p-type silicon, with an initial resistivity of
10 kΩ cm. The fabrication of thin sensors at VTT exploits the
use of a handle wafer as mechanical support during the grinding
phase. Trenches are created at the sensor border by wet etching,
and then activated by means of four-quadrant ion implantations
with boron [8, 9]. In the pixel production discussed in this pa-
per, sensors were manufactered with a thickness of 100 or 200
µm. At the end of the sensor production the handle wafer is re-
moved before the interconnection via solder bump-bonding to
the chips. An homogeneous p-spray method, with an uniform
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low-dose boron implantation, has been used to to achieve the
inter-pixel isolation.
Two versions of reduced edge design have been imple-
mented, as shown in Fig.1. The first one is characterized by
one guard and one bias ring, with the latter connected to the
pixel punch-through structures, allowing for testability before
interconnection. In this case the edge width, dedge, defined as
the distance between the end of the last pixel implant and the
trench, is equal to 125 µm. The second, more aggressive de-
sign, implemented only for FE-I3 sensors, foresees one floating
guard-ring and dedge=50 µm.
50 µm 125 µm 
Figure 1: Edge designs for VTT sensors: on the left picture, one bias ring and
one guard ring with dedge=125 µm, implemented in FE-I3 and FE-I4 modules;
on the right picture, only one guard ring with dedge=50 µm, implemented in
FE-I3 modules.
The absence of the bias ring also leads to the omission of the
bias dot and bias rail structures. These devices, before irradia-
tion, have been characterized in a beam test at the CERN-SPS
with 120 GeV pions. The global module efficiency and the hit
efficiency at the sensor edge have been extracted. The FE-I3
and FE-I4 modules yield a global efficiency of (99.9+0.1−0.3)% and
(99.8+0.2−0.3)% respectively, at a bias voltage of 20 V. The domi-
nant source of the uncertainty for these measurements is sys-
tematic, and it has been evaluated as described in [10]. Fig.2
shows the hit efficiency obtained over the edge pixel column,
as a function of the distance from the end point of the pixel im-
plant, for the sensor design with only a guard-ring. A value of
(99.9+0.1−0.3)% is found over the entire lenght of the pixel implanta-
tion, while in the 50 µm wide edge, a hit efficiency of (84+9−14)%,
where the uncertainty is statistically dominated, demonstrates
that the sensor is still active also in this region. A detailed anal-
ysis of the edge efficiency for different geometries can be found
in [3].
Some samples of the active edge pixel devices were irradi-
ated at different fluences. A summary of the leakage currents
measured for these sensors is presented in Fig.3. As expected,
the current values scale according to the thickness and the flu-
ence received. The breakdown voltages, indicated by the right-
most data point, are larger than before irradiation [4], with the
highest value of 350 V corresponding to the sample irradiated
to the highest fluence achieved so far of 5 × 1015 neq/cm2.
Figure 2: Hit efficiency for the tracks crossing the edge pixel column, as a
function of the distance from the end of the pixel implant. In this version of the
FE-I3 sensor, the pixels in the last column are 600 µm long.
However, the breakdown voltages for these samples are gen-
erally lower than those measured for thin n-in-p pixels devices
of other productions with a guard-ring structure, irradiated at
the same fluences. For comparison the IV curves of 75 µm thin
detectors with 1 mm wide guard ring structures and of 150 µm
detectors, with a 450 µm wide structures, are reported in Fig.4
and Fig.5 [11].
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Figure 3: IV curves of the VTT pixel modules with active edges after irra-
diation. The measurements were performed inside a climate chamber at an
environmental temperature of T=-50 ◦C .
All the measurements of charge collection described in this
paper were performed by using the ATLAS USBPix read-out
system [12]. The modules after irradiation were tested at an
environmental temperature of T=-50◦C inside a climate cham-
ber to reproduce the conditions during the test-beam where the
cooling is realized with dry ice. The Time over Threshold (ToT)
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Figure 4: IV curves of pixel modules built with 75 µm thin sensors intercon-
nected to FE-I3 chips, irradiated with reactor neutrons at JSI, from [11]
Bias voltage [V]
0 200 400 600
A
]
µ
Le
ak
ag
e 
cu
rre
nt
 [
0
2
4
6
=2 Φp, KIT, 
=48h
anneal
=4, TΦp, LANSCE, 
=4Φp, LANSCE, 
=4Φp, LANSCE, 
 
2/cmeq n15]=10Φ[
Figure 5: IV curves of pixel modules built with 150 µm thin sensors, intercon-
nected to FE-I4 chips and irradiated with 25 MeV protons at KIT and 800 MeV
protons at Los Alamos National Laboratory (LANSCE), from [11]. Tanneal in-
dicates the additional annealing time of one sample with respect to the others.
to charge calibration was corrected by using measurements with
109Cd and 241Am radioactive sources. A residual systematic er-
ror of 10% was assigned to the charge values extracted in runs
with a 90Sr source. A VTT FE-I3 pixel module with an edge
width of 125 µm has been irradiated at the Karlsruhe Institute
of Technology (KIT) with 25 MeV protons at a fluence of 1015
neq/cm2, and tested with a 90Sr source up to a bias voltage of
300 V. Fig.6 shows that the collected charge in the edge pix-
els (black curve) is comparable to to the charge collected in
the inner part of the module (green curve), similarly to what
was observed before irradiation [4]. At Vbias=300 V, the col-
lected charge is (86±9)% of the value collected before irradia-
tion. The same module was afterwards irradiated with reactor
neutrons at the Jozˇef Stefan Institute (JSI) in Slovenia at a flu-
ence of 4×1015 neq/cm2, for a total received fluence of 5×1015
neq/cm2. The charge collection properties at this higher irra-
diation fluence did not degrade further and the corresponding
results are reported as the red curve in Fig. 6.
A confirmation of the good charge collection properties of
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Figure 6: Collected charge of a VTT FE-I3 module, with an edge width of
125 µm, irradiated first at KIT with 25 MeV protons at Φ=1015 neq/cm2 and
then with reactor neutrons at JSI at Φ of 4 × 1015 neq/cm2. The blue curve
corresponds to the charge collected before irradiation. The green and black
curves correspond to the charge collected by all the pixels and only the edge
pixels in the device at Φ=1015 neq/cm2 while the red curve corresponds to all
the pixels at Φ=5 × 1015 neq/cm2
.
these thin detectors was achieved with a FE-I4 sensor, also
100 µm thick and with a 125 µm wide edge. In this case the
bulk material consists of MCz silicon, with orientation 〈100 〉
and an initial resistivity of 2 KΩ cm. The module was irradi-
ated at KIT with 25 MeV protons in two successive steps first
at a fluence of 2 × 1015 neq/cm2 and then at a total fluence of
5 × 1015 neq/cm2. The charge collection with a 90Sr source is
compared before and after irradiation in Fig.7. At the fluence
of 5× 1015 neq/cm2, with 300V of bias voltage, (91±9)% of the
pre-irradiation charge is achieved. The Landau distributions of
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Figure 7: Collected charge of a VTT FE-I4 module with a MCz silicon sen-
sor, 100 µm thick, irradiated first at KIT with 25 MeV protons at Φ=2 × 1015
neq/cm2 and then at Φ=5 × 1015 neq/cm2. The blue curve corresponds to the
charge collected before irradiation.
the collected charge for the internal and the edge pixels, at a
bias voltage of 300 V and at a fluence of 2 × 1015 neq/cm2, are
presented in Fig.8. The measurement was performed using a
90Sr source. Also for this device the edge pixels show a compa-
rable charge collection performance with respect to the internal
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Figure 8: Landau distribution of the collected charge, expressed in ToT, ob-
tained with a FE-I4 module with a 150 µm wide edge, irradiated at a fluence
of 2 × 1015 neq/cm2. The charge collected by the first row, in red, is similar
to the charge collected by the inner pixels, in black. The slightly lower value
can be explained by the loss of charge in the neighbouring bias ring, at ground
potential, that is not read-out.
ones.
These irradiated detectors were tested with a 4 GeV electron
beam at DESY, using the EUDET telescope for track recon-
struction [10]. Hit efficiencies, as a function of the bias voltage,
were derived for the pixel modules, as shown in Fig.9.
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Figure 9: Hit efficiency, as a function of the applied bias voltage, of two pixel
modules, with a sensor thickness of 100 and 200 µm, irradiated at a fluence of
Φ=2 × 1015 neq/cm2.
Fig.10 shows the values of the hit efficiency of the 100 µm
thick sensor for all tracks projected into one single pixel cell,
as a function of the impact point predicted by the beam tele-
scope. The lower global efficiency of this module was traced
back to the pixel area corresponding to the punch-through struc-
ture and bias rail. The contours of the low efficiency region are
smeared due to the effect of the not optimal telescope pointing
resolution for this particular setup, estimated to be 27 µm. This
value has been obtained from the residual distribution of single
hit clusters after disentangling the contribution of the pixel in-
trinsic digital resolution. The module with the 200 µm thick
sensor, measured in the same conditions, does not show in-
stead a decrease of the hit efficiency in the area of the punch-
through structure and bias rail, resulting in an overall higher
hit efficiency. The partial loss of efficiency in the pixel biasing
structure has been observed also for other thin pixel production
and for pixel sensors of standard thickness at higher fluences
[3, 11, 13]. Parallel activities on the production of active edge
1 
98.8 % 
Figure 10: Hit efficiency map of the FE-I4 pixel module with a 100 µm thick
sensor, irradiated at a fluence of Φ=2 × 1015 neq/cm2, obtained in a beam test
with 4 GeV electrons at DESY.
planar pixel sensors are pursued also by other groups, for ex-
ample with the fabrication at FBK of FE-I4 compatible sensors
with a similar approach to the one followed at VTT, with the
main difference being in the technology adopted for the trench
doping [14].
3. Vertical Integration Technologies
Active edge pixels represent a successfull technology to re-
duce the dead area of tracking detectors but to obtain modules
that can be tiled along all four sides, also the read-out chips
have to be redesigned to eliminate or strongly diminish the in-
active regions. Vertical integration technologies can be used to
solve these problems, applying Inter Chip Vias (ICV) to trans-
port the signals from the front- to the back-side. In this way
hybrid pixel modules could be built with chips without the can-
tilever where the wirebond pads are normally located. Fig11
shows the concept of an hybrid pixel modules, assembled with
active edge pixels and the read-out chip with ICVs.
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Figure 11: Sketch of an hybrid pixel module that could be tiled along all four
sides, composed by thin sensors with active edges and read-out chips where the
signals are routed from the front- to the back-side by Inter Chip Vias.
A project about the application of vertical integration tech-
nologies to tracking detectors was initiated to demonstrate
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the use of ICVs together with the Solid Liquid Interdiffusion
(SLID) interconnection, studied as a possible alternative to
bump-bonding. These two technologies have been developed
by the Fraunhofer Institute EMFT and the processing described
in the following has been performed in their clean-room facili-
ties. SLID is based on the formation of Cu-Sn alloys where the
interconnection takes place at temperatures significantly lower
than the ones that the alloy can withstand [15]. Therefore it
allows for stacking of different interconnected chip and sensor
layers without destroying the pre-existing bonds. The SLID
bond pads can have an arbitrary shape and size, with the only
constraint that its dimensions exceed 5 µm by 5 µm. In pre-
vious runs, a successfull SLID interconnection of FE-I3 chips
to pixel sensors with 75 µm thickness has been demonstrated
in the chip to wafer approach [4]. In a successive step of this
R&D program, FE-I3 chips are dedicated to the assembly of a
demonstrator module for ICVs, still using the SLID intercon-
nection to pixel sensors with 75 µm and 150 µm active thick-
ness. Since this read-out chip was not designed for the usage
with ICVs, these have been etched at the location of the orig-
inal wire-bonding pads where the volume below is not filled
with logic blocks. Several redundant ICVs were etched into
each wire-bonding pad as illustrated in Fig.12(a). To insulate
the volumes of neighbouring wire-bonding pads against each
other, an additional encircling trench is etched. An optimiza-
tion of the process on test wafers has resulted in choosing the
cross-section of the ICVs to be 3×10 µm2. The ICVs have been
first etched using DRIE with columns reaching a depth of 60
µm. Subsequentely they are isolated with Chemical Vapor De-
position (CVD) of silicon dioxide and filled with tungsten CVD
to create the conductive pin between front and back-side [15].
The FE-I3 chip wafer has been then thinned to 60 µm of thick-
ness after having attached a support wafer on the front-side, in
such a way that the ICVs are exposed, as shown in Fig.12(b).
Figure 12: (a) Distribution of the ICV over the wire-bonding pad and layout
of the encircling trenches. (b) View on the back-side of the FE-I3 chip after
thinning the chip to a thickness of 60 µm in the area corresponding to one wire
bonding pad in the front-side.
A removal of the back-side isolation dioxide has finally been
performed, with the recess of the CVD silicon dioxide at the
bottom of the ICV to create the contact to the underlying tung-
sten. At this stage it has been observed that the tungsten deposi-
tion has not been successfull and the ICVs are hollow. In Fig.13
the ICVs after recess of the CVD silicon dioxide are shown.
The walls of the ICVs are coated only with a 60 nm thick layer
of TiN, deposited before the tungsten as an adhesion layer. The
filling of ICVs with tungsten has been previously demonstrated
by EMFT with this Vias cross-section in other productions and
with test-wafers. The aging of the tungsten gas used during the
Chemical Vapor Deposition has been identified as a possible
cause of this failure.
Figure 13: SEM images of the ICV bottom as seen on the wafer backside, after
recess of the CVD silicon dioxide. The ICVs are hollow and only a 60 nm layer
of TiN around the ICV is visible.
Still the interconnection of these chips to the FE-I3 compati-
ble sensors with SLID is planned to investigate the feasibility of
handling such thin structures without affecting their mechanical
and electrical properties. The wire bonding of the modules is
still possible thanks to a fan-out structure foreseen as back-up
solution on the sensor side. A second project to create ICVs on
the FE-I4 chips has been recently started. For this R&D activ-
ity a new ICV process has to be developed, because the etching
needs to be performed starting from the back-side, contrary to
the FE-I3 case, given the presence of many metal layers below
the wire bonding pads. The ICVs will contact the first metal
layer of the chip, internally connected in the fan-out structure
to the last metal on top of the wire bonding pad. The target final
thickness of the FE-I4 chips is in the range of (100-150) µm.
4. Conclusions
Active edge planar pixel sensors, 100 and 200 µm thick, in-
terconnected to FE-I3 and FE-I4 chips, have been characterized
before and after irradiation up to a fluence of 5 × 1015 neq/cm2.
Good charge collection properties and hit efficiencies in beam
tests with 4 GeV electrons at DESY have been obtained. Given
their narrow inactive region and their reduced thickness, they
represent good candidates to instrument the inner layers of the
upgraded ATLAS pixel detector at HL-LHC. An R&D activity
to obtain Inter Chip Vias (ICVs) on the ATLAS read-out chip
has started in collaboration with the Fraunhofer Institute EMFT.
This step is meant to prove the feasibility of the signal transport
to the newly created readout pads on the backside of the chips
allowing for four side buttable devices without the presently
used cantilever for wire bonding. The ICVs are planned to be
used in combination with the SLID interconnection in a new run
to build a demonstrator module assembled with FE-I4 chips and
thin n-in-p planar pixel sensors.
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